Part Number Hot Search : 
5F2FZES 1036016 ADR423AR GT5G102 DM7438 E7320 2SC2404 063EB
Product Description
Full Text Search
 

To Download POWERPC401GF Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  highlights 401 core ? compatible with powerpc user instruction set architecture ? 32-bit x 32 general purpose registers ? hardware multiply and divide ? unaligned load/store bus controller ? multiplexed address/data bus ? programmable read/write burst ? target word first capability ? bus clock out ? support for 8-, 16- and 32- bit devices ? external bus master support ? jtag port for test/debug (ieee 1149.1) real mode mmu ? programmable cacheability ? programmable copy-back/write-thru ? true little-endian operation timers ? 64-bit time-base ? programmable interval timer ? fixed interval timer ? watchdog timer cache controllers ? separate i and d cache controllers ? critical data forwarding ? fill first handling of cache misses ? non-blocking flush operations ? store queue ? 2k i and 1k d cache arrays ? array built in self test (abist) power management ? custom circuitry to minimize power ? hardware-based dynamic clocking ? on-chip oscillator ? software-controlled sleep modes product overview the powerpc 401gf* is a member of ibms growing family of 32-bit risc embedded controllers. the 401gf design, based on the powerpc 401 core, provides a high level of value to system developers in communications, consumer and printer markets especially developers who measure value based on price, performance and power consumption. like all powerpc* embedded controllers, the 401gf supports the powerpc user instruction set architecture. this means theres a new price/performance leader in our extended family of embedded processors. a family that offers unprecedented processor scalability, as well as portability across the product line to protect your investment in code. ibms leading edge embedded controller technology allows us to pack a lot of functionality into this tiny package. and your implementation of this technology will prove that cost effectiveness does not come at the expense of performance or power. a three-stage execution pipeline, combined with barrel rotator, operand forwarding and branch prediction logic, allows the 401gf to maintain the high level of performance inherent in all powerpc processors. at 50 mhz, the 401 benchmarks at 92 k dhrystones/ sec (53 dhrystone mips). additionally, the 401gf i/o bus provides an easy interface to system peripherals. the simple bus interface enables the best performance from the cpu while allowing you to design peripherals and memory control logic. if low power consumption is important in your application, consider having 401gf performance powered by an operating voltage of 3.3 volts. with ibms unique power management logic, active power consumption is 200 mw at 50 mhz and 3.3 v. sleep-mode power is as low as 520 m w. choosing the powerpc 401gf as your processor platform ensures the support of ibm and over 75 select third-party vendors in the powerpc embedded tools* program. this program offers a full range of embedded development tools, including compilers, debuggers, real- time operating systems, emulators, logic analyzers, and evaluation boards. powerpc 401gf embedded controller
powerpc 401gf specifications technology 0.5 m m cmos, three levels of metal core size 4.5 mm 2 frequency (cpu : i/o) 2:1 performance : 50 mhz 92 k dhrystones/sec., 53 dmips voltage requirements 50 mhz 3.3 v 5% (supports 5v i/os) power dissipation (est.) 50 mhz at 3.3v average power 200 mw wait 40 mw doze 30 mw nap 5 mw deep sleep 520 m w max case temp. range 0 c to +85 c packaging 80-pin tqfp, 63 signal i/os to see why more and more engineers and integrators are choosing ibm for their processor platform solutions, call your nearest ibm microelectronics office, or contact us on the world-wide web. powerpc 401gf block diagram processor local bus external bus interface arbiter plb bus controller 401gf chip 2k i & 1k d controllers cache arrays timers jtag/debug 401 cpu core i & d cache power mgmt. ? international business machines corporation 1997 printed in the usa on recycled paper. 12-97 all rights reserved * indicates a trademark or registered trademark of the international business machines corporation. ** all other products and company names are trademarks or registered trademarks of their respective holders. ibm and ibm logo are registered trademarks of international business machines corporation. the information contained in this document is subject to change without notice. the information contained in this document does not affect or change ibms product specifications or warranties. nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of ibm or third parties. all the information contained in this document was obtained in specific environments, and is presented as an illustration. the results obtained in other operating environments may vary. the information contained in this document is provided on an as is basis. in no event will ibm be liable for any damages arising directly or indirectly from any use of the information contained in this document. ibm microelectronics division 1580 route 52, bldg. 502 hopewell junction, ny 12533-6531 the ibm home page can be found at: http://www.ibm.com the ibm microelectronics home page can be found at: http://www.chips.ibm.com real mode mmu


▲Up To Search▲   

 
Price & Availability of POWERPC401GF

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X